Attorney Docket No. 8196-16

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re: Scob Strom et al. Seria No.: 10/720,042 Hied: November 21, 2003 Group Art Unit: 2671 Examiner: To Be Assigned Confirmation No.: 2544

For:

GRAPHICS PROCESSING APPARATUS, METHODS AND COMPUTER PROGRAM PRODUCTS USING MINIMUM-DEPTH OCCLUSION CULLING AND ZIG-ZAG

**TRAVERSAL** 

Date: April 26, 2004

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(b)

Sir:

Attached is a list of documents on Form PTO-1449, together with a copy of any listed foreign patent document and/or non-patent literature. A copy of any listed U.S. patent and/or U.S. patent application publication is not provided herewith in accordance with the waiver by the U.S. Patent and Trademark Office of requirements under 37 C.F.R. § 1.98(a)(2)(i) for all U.S. national patent applications filed after June 30, 2003 and for all international applications that have entered the national stage under 35 USC § 371 after June 30, 2003.

It is requested that these documents be considered by the Examiner and officially made of record in accordance with the provisions of 37 C.F.R. § 1.56 and Section 609 of the MPEP. No fee is believed due. However, the Commissioner is hereby authorized to charge any deficiency or credit any overpayment to Deposit Account No. 50-0220.

Respectfully submitted

Robert M. Meeks

Registration No. 40,723

Myers Bigel Sibley & Sajovec, P.A.

P. O. Box 37428

Raleigh, North Carolina 27627 Telephone: (919) 854-1400 Facsimile: (919) 854-1401

Customer No. 20792

Certificate of Mailing under 37 CFR 1.8 (or 1.10)

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on April 26, 2004.

Candi L. Riggs

			VIDE W	- }	
Substitute t	form 1449A/PTO	14 1144	/	Col	mplete if Known
			1000	Application Number	10/720,042
	ATION DISCL	OSURE		Filing Date	November 21, 2003
STATEM	<b>ENT BY APPL</b>	LICANT	te m.	First Named Inventor	Jacob Strom
				Group Art Unit	2671
(use as ma	ny sheets as nece	essary)	TO THE WAR	Examiner Name	
Sheet	A1	of	A1	Attorney Docket Number	8196-16

			U.S. PATENTS A	ND PATENT PUBLICATIONS		
Examiner Initials*	Cite No.	U.S. Patent Document		Name of Patentee or Applicant of Cited	Date of Publication of Cited	
		Number	Kind Code (if known)	Document	Document MM-DD-YYYY	
		US-				
		US-				

				FOREIGN P	ATENT DOCUMENTS		
Examiner Initials*	Cite No.	Foreign Patent Document			Name of Patentee or Applicant of Cited	Date of Publication	T
		Office	Number	Kind Code (if known)	Document	of Cited Document MM-DD-YYYY	
	ļ						
		.11					

Cupmina	C:4-	OTHER NON PATENT LITERATURE DOCUMENTS  Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal,	
Examiner nitials*	Cite No.	serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T
	1	Akenine-Moller et al., 2002, Real-Tim Rendering, AK Peters Ltd., pp. 705-707	
	2	Cox et al., 1993, Pixel Merging for Object-Parallel Rending: a Distributed Snooping Algorithm, In Symposium on Parallel Rendering, ACM SIGGRAPH, pp. 49-56	
	3	Fromm et al., 1997, The Energy Efficiency of IRAM Architectures, In 24th Annual International Symposium on Computer Architecture, ACM/IEEE, pp. 327-337	
	4	Greene et al., 1993, Hierarchical Z-Buffer Visibility, In <i>Proceedings of ACM SIGGRAPH 93</i> , ACM Press/ACM SIGGRAPH, New York, J. Kajiya, Ed., Computer Graphics Proceedings, Annual Conference Series, ACM, pp. 231-238	
	5	Hakura et al., 1997, The Design and Analysis of a Cache Architecture for Texture Mapping, In 24 <sup>th</sup> International Symposium of Computer Architecture, ACM/IEEE, pp. 108-120	
	6	Igehy et al., 1998, Prefetching in a Texture Cache Architecture, In Workshop on Graphics Hardware, ACM SIGGRAPH, Eurographics.	
	7	Kelleher, Brian, 1998, PixelVision Architecture. Tech. rep., Digital Systems Research Center, no. 1998- 013, October	
	8	Klein et al., 2001, Non-Photorealistic Virtual Environments, In <i>Proceedings of SIGGRAPH 2000</i> , ACM Press/ACM SIGGRAPH, New York, E. Fiume, Ed., Computer Graphics Proceedings, Annual Conference Series, ACM, pp. 527-534	
	9	Lathrop et al, 1990, Accurate Rendering by Subpixel Addressing, IEEE Computer Graphics and Applications 10, 5 (September), pp. 45-53	
	10	McCabe et al., 1998, DirectX 6 Texture Map Compression, Game Developer Magazine 5, 8 (August) pp. 42-46	
	11	McCormack et al., 2000, Tiled Polygon Traversal Using Half-Plane Edge Functions, In Workshop on Graphics Hardware, ACM SIGGRAPH/Eurographics, pp. 15-21	
	12	McCormack et al., 1999, Implementing Neon: A 256-Bit Graphics Accelerator, IEEE Micro 19, 2 (March/April), pp. 58-69	
	13	Morein, S., 2000, ATI Radeon HyperZ Technology, In Workshop on Graphics Hardware, Hot3D Proceedings, ACM SIGGRAPH/Eurographics	
	14	Nvidia, 2001, HRAA: High Resolution Antiliasing Through Multisampling. Tech rep., pp. 1-8	
	15	Pineda, J., 1988, A Parallel Algorithm for Polygon Rasterization, In Computer Graphics (Proceedings of ACM SIGGRAPH 88), ACM, pp. 17-20	
	16	Shirley, P., 1990, <i>Physically Based Lighting Calculations for Computer Graphics</i> , PhD Thesis, University of Illinois at Urbana Champaign, pp. 1-175	
	17	Williams, L., 1983, Pyramidal Parametrics, In Computer Graphics (Proceedings of ACM SIGGRAPH 83), ACM, pp. 1-11	
	18	Woo et al., 2002, A 120-mW 3-D Rendering Engine With a 6-Mb Embedded DRAM and 3.2 GB/s Runtime Reconfigurable Bus for PDA Chip, <i>IEEE Journal of Solid- State Circuits</i> 37, 19 (October), pp. 1352-1355.	

Examiner Signature	Date Considered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.